W9751G6IB
9.12 AC Input Test Conditions
(0 ℃ ≤ T CASE ≤ 85 ℃ for 25F/-25/-3, V DD , V DDQ = 1.8V ± 0.1V)
CONDITION
Input reference voltage
Input signal maximum peak to peak swing
Input signal minimum slew rate
SYMBOL
V REF
V SWING(MAX)
SLEW
VALUE
0.5 x V DDQ
1.0
1.0
UNIT
V
V
V/nS
NOTES
1
1
2, 3
Notes:
1. Input waveform timing is referenced to the input signal crossing through the VIH/IL(ac) level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH(ac) min for rising edges and the
range from VREF to VIL(ac) max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to
VIL(ac) on the negative transitions .
9.13 Differential Input/Output AC Logic Levels
(0 ℃ ≤ T CASE ≤ 85 ℃ for 25F/-25/-3, V DD , V DDQ = 1.8V ± 0.1V)
PARAMETER
AC differential input voltage
AC differential cross point input voltage
AC differential cross point output voltage
SYM.
V ID (ac)
V IX (ac)
V OX (ac)
MIN.
0.5
0.5 x VDDQ - 0.175
0.5 x VDDQ - 0.125
MAX.
VDDQ + 0.6
0.5 x VDDQ + 0.175
0.5 x VDDQ + 0.125
UNIT
V
V
V
NOTES
1
2
3
Notes:
1. VID (ac) specifies the input differential voltage |VTR -VCP | required for switching, where VTR is the true input signal (such
as CLK, LDQS or UDQS) and VCP is the complementary input signal (such as CLK , LDQS or UDQS ). The minimum
value is equal to VIH (ac) - VIL (ac).
2. The typical value of VIX (ac) is expected to be about 0.5 x VDDQ of the transmitting device and VIX (ac) is expected to track
variations in VDDQ. VIX (ac) indicates the voltage at which differential input signals must cross.
3. The typical value of VOX (ac) is expected to be about 0.5 x VDDQ of the transmitting device and VOX (ac) is expected to
track variations in VDDQ. VOX (ac) indicates the voltage at which differential output signals must cross.
V DDQ
V IH(ac) min
V IH(dc) min
V DDQ
V SWING(MAX)
V REF
V TR
TF
△ TR
V IL(dc) max
V IL(ac) max
V SS
V CP
V ID
V SSQ
Crossing point
V IX or V OX
Falling Slew =
V REF - V IL(ac) max
△ TF
Rising Slew =
V IH(ac) min - V REF
△ TR
Figure 28 — AC input test signal and Differential signal levels waveform
Publication Release Date: Oct. 23, 2009
- 65 -
Revision A06
相关PDF资料
W9751G6KB-25 IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I IC SDRAM 128MBIT 54TSOPII
W9816G6IH-6I IC SDRAM 16MBIT 50TSOPII
W9825G6JH-6I IC SDRAM 256MBIT 54TSOPII
W9864G6JH-6I IC SDRAM 64MBIT 54TSOPII
WM-5614 CABINET WALL MOUNT 37.25X17.9"
WRR-2244 RACK WALL MOUNT RELAY 42" X 19"
WRR-2264 RACK WALL MOUNT 75.25" X 19"
相关代理商/技术参数
W9751G6JB 制造商:WINBOND 制造商全称:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6JB-25 制造商:Winbond Electronics Corp 功能描述:512GB DDRII
W9751G6JB-3 制造商:Winbond Electronics Corp 功能描述:512MB DDRII
W9751G6KB 制造商:WINBOND 制造商全称:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6KB-18 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9751G6KB-25 功能描述:IC DDR2 SDRAM 512MBIT 84WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G(256M x 16) 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6
W9751G6KB25A 制造商:WINBOND 制造商全称:Winbond 功能描述:Double Data Rate architecture: two data transfers per clock cycle
W9751G6KB25I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 512M-Bit 32Mx16 1.8V 84-Pin WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 512MBIT 2.5NS BGA